

[illegible]

Fig. 2 (A)




Fig. 2 (B)




Fig. 2 (C)




Fig. 3 (A)




Fig. 3 (B)




Fig. 4 (A)





Fig. 4 (B)



The diagram illustrates the timing for the 80C485B in 16-bit mode. It shows the relationship between the SH (Serial High) signal, the clock signals $\phi 1$ and $\phi 2$, and the data bus signals B1, B2, and B3. The data bus is divided into four sections: D0-D3, D4-D7, D8-D11, and D12-D15. The diagram is divided into four main sections: Dummy Pixel Output Period, Non-reading Pixel Output Period, Reading Pixel Output Period, and Effective Pixel Output Period. The total time for the effective pixel output is labeled as TRT.

Fig. 6




Fig. 7




Fig. 8 (A)




Fig. 8 (B)

Pattern Table

ADR	$\phi 1$	$\phi 2$	----
00	0	0	
01	1	0	
02	1	0	----
03	1	0	
04	0	0	
05	0	1	----
06	0	1	
07	0	1	
08	0	0	----
09	0	0	

Fig. 8 (C)




Fig. 8 (D)




Fig. 9 (A)




Fig. 9 (B)




Fig. 9 (C)




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14 (A)

Fig. 14 (B)

Fig. 14 (C)




Fig. 15




Fig. 16

